Address conversion buffer control system

Abstract

PURPOSE:To improve the throughout of partial purging by storing a physical address to be purged partially and comparing it so that it overlaps a physical address stored in an effective entry. CONSTITUTION:When a request for partial purging is generated and at least one of purge flag registers 8-1 and 8-2 is set, physical addresses stored in purge registers corresponding to the setting state are compared by comparators C3 and C4 with the physical address to be purged partially. When they coincide with each other, the request for partial purging is canceled. When not, the purge flag registers 8-1 and 8-2 are reset and all entries in an address conversion buffer 1 are made insignificant.

Claims

Description

Topics

Download Full PDF Version (Non-Commercial Use)

Patent Citations (0)

    Publication numberPublication dateAssigneeTitle

NO-Patent Citations (0)

    Title

Cited By (2)

    Publication numberPublication dateAssigneeTitle
    JP-2015527684-ASeptember 17, 2015アップル インコーポレイテッド, アップル インコーポレイテッドスティッキー抜去エンジンを伴うシステムキャッシュ
    JP-H0561771-AMarch 12, 1993Fujitsu Ltd, 富士通株式会社Partial purge processing system for tlb